Click here to make tpub.com your Home Page

Page Title: Address verify functional test
Back | Up | Next

Click here for thousands of PDF manuals

Google


Web
www.tpub.com

Home

   
Information Categories
.... Administration
Advancement
Aerographer
Automotive
Aviation
Construction
Diving
Draftsman
Engineering
Electronics
Food and Cooking
Logistics
Math
Medical
Music
Nuclear Fundamentals
Photography
Religion
   
   

 




img
MIL-C-64030(AR)
4.5.2.1.2 Fast clock test.  Use an oscilloscope to verify
compliance of the signal at E7 (DLACK) with requirements specified
in paragraph 3.5.1.1.
4.5.2.1.3 Crystal clock test.  Use an oscilloscope to verify
compliance of the signal at E5 (CLK) with the requirements
specified in paragraph 3.5.1.2.
4.5.2.1.4  Coil comparator test.  Use a multimeter to verify
the outputs at E17 and E18 are as specified in 3.5.1.3.
4.5.2.1.5  Address verify functional test.  Momentarily apply
0 0.2 volts, then apply 5 + 0.2 volts at E11 (-CLR).  Load a
valid field set data (FSD) pattern, as defined on Drawing 9333026,
to E15 (MCD1) with respect to E16 (MCD2) aS shown in figure 8.
Use a multimeter to verify that 5 0.2 volts appears on E4 (DA)
when tested as specified in 3.5.1.4.
4.5.2.1.6 Hardwire deploy with FSD test.  Apply 0 0.2 volts
at E8 (-HWD) and 5 0.2 volts at E9 (HWD).  Observe E3 (DEP) and
E6 (ADATA) and use a storage scope to verify compliance of the
serial data pattern with the requirements specified in paragraph
3.5.1.5.
4.5.2.1.7 Hardwire deploy with no FSD test.  Momentarily
apply 0 0.2 volts, then apply 5 0.2 volts at E11 (-CLR).
Observe E3 (DEP) and E6 (ADATA) and use a storage scope to verify
compliance of the serial data pattern with the requirements
specified in paragraph 3.5.1.6.
4.5.2.1.8 RF link test.  Apply 5 0.2 volts at E8 (-HWD).
Apply 0 0.2 volts at E9 (HWD).  Momentarily apply 0 0.2 volt,
then apply 5 0.2 volts at E11 (-CLR).  Load a valid field set
data (FSD) pattern, as specified on Drawing 9333026, to E15 (MCD1)
with respect to E16 (MCD2) as shown in figure 8.  Then, transmit
an RF DEPLOY command through the RF link, as specified on Drawing
9333026, to the RF receiver.  observe E3 (DEP) and E6 (ADATA) and
use a storage scope to verify compliance of each serial data
pattern with the requirements specified in paragraph 3.5.1.7.
4.5.2.2 Digital logic card (DLC) performance tests.  This
section describes the performance test of the DLC, assembly no.
9333560, a subassembly of the Control Indicator.
4.5.2.2.1 Circuit continuity test.  Use a multimeter to
measure the DC resistance between the terminals listed below and
verify that the values are in compliance with the requirements
specified in 3.5.2.1.
88

Privacy Statement - Press Release - Copyright Information. - Contact Us

Integrated Publishing, Inc. - A (SDVOSB) Service Disabled Veteran Owned Small Business