 |
|||
|
Page Title:
Figure 2. Truth tables and timing diagrams Device type 08 |
|
||
| ||||||||||
|
|  MIL-M-38510/306E
Device type 08
Inputs
Internal
Output
Outputs
Shift/
Clock
Parallel
QH
Clock
Serial
load
inhibit
QB
A....H
QA
L
X
X
X
a.....h
a
b
h
H
L
L
X
X
QA0
QB0
QH0
H
L
H
X
H
QAn
QGn
H
L
L
X
L
QAn
QGn
H
H
X
X
X
QA0
QB0
QH0
H = High level (steady state), L = Low level (steady state)
X = Irrelevant (any input, including transitions)
= Transition from low to high level
QA0, QB0, QH0 = the level of QA, QB, or QH, respectively, before the indicated
steady state input conditions were established.
QAn, QGn = The level of QA or QG before the most recent transition of the clock;
indicates a one-bit shift.
FIGURE 2. Truth tables and timing diagrams - Continued.
21
|
|
Privacy Statement - Press Release - Copyright Information. - Contact Us |
Click
here for thousands of PDF manuals