Click here to make tpub.com your Home Page

Page Title: Interface with Digital Display Indicator
Back | Up | Next

Click here for thousands of PDF manuals

Google


Web
www.tpub.com

Home

   
Information Categories
.... Administration
Advancement
Aerographer
Automotive
Aviation
Construction
Diving
Draftsman
Engineering
Electronics
Food and Cooking
Logistics
Math
Medical
Music
Nuclear Fundamentals
Photography
Religion
   
   

 




img
.
MIL-N-85005A(AS)
3.5.2.4.4
Interface with Digital Display Indicator - Refer to
data function of Paragraph 3.5.2.1 and requirements listed in Paragraph
3.5.3.  The data serial train for all sections of the Digital Display
Indicator shall be output on a common line.  Section selection shall be
accomplished by outputting a gated clock on one of four clock outputs.
Individual discrete outputs shall energize the two BIT status lights.
Dimming and test signals shall be input to the Keyer Control to simultan-
eously provide these functions to the display.
3.5.2.4.4.1
Serial Data Outputs - Output characteristics and
logic level definition shall be as defined in Paragraph 3.5.2.4.1 and
Figure 4.  Waveform shall be as depicted in Figure 6.  Word structure,
bit Functional assignments, and alphanumeric codes shall be as defined
in Paragraphs 3.5.2.4.2.6 through 3.5.2.4.2.9.
Gated Clock Outputs - Four gated Clock outputs, one
3.5.2.4.4.2
for each section of the Digital Display Indicator, shall be provided. A
clock signal shall appear individually on one line synchronously with
data outputs.  Characteristics and waveform shall be as defined in
Paragraph 3.5.2.4.1 and Figure 6.
3.5.2.4.4.3
Reset Output - A differential logical "1" pulse
shall be put out upon receipt of each command word.  Waveform shall be
as depicted in Figure 7.
Discrete Outputs - Dedicated steady state logic
3.5.2.4.4.4
level outputs from the Keyer Control to the Digital Display Indicator
shall be provided for the following BIT status indicators:
Logical "1" = Light illuminated
MALF
CMPTR
Logical "O" = Light extinguished
Signal Input - Signal inputs to the Keyer Control
3.5.2.4.4.5
from the Digital Display Indicator shall be unbalanced single-ended
logic signals on dedicated lines.  Logic levels shall be referenced to
logic grounds as listed:
Logical "1" = 2.4 to 5.5 VDC
0 to 0.4 VDC
Logical "0" =
Display Test Signal Input - A steady state logic
3.5.2.4.4.6
level shall be input simultaneously with the lamp test of the Digital
Display Indicator as listed.
Logical "1" = Lamps extinguished
Logical "0" = Lamps illuminated
- 39 -

Privacy Statement - Press Release - Copyright Information. - Contact Us

Integrated Publishing, Inc. - A (SDVOSB) Service Disabled Veteran Owned Small Business