Click here to make tpub.com your Home Page

Page Title: Table V. ARBS CSW Bit Assignments
Back | Up | Next

Click here for thousands of PDF manuals

Google


Web
www.tpub.com

Home

   
Information Categories
.... Administration
Advancement
Aerographer
Automotive
Aviation
Construction
Diving
Draftsman
Engineering
Electronics
Food and Cooking
Logistics
Math
Medical
Music
Nuclear Fundamentals
Photography
Religion
   
   

 




img
MIL-W-85057(AS)
3.5.2.2.5 Conversion and Buffered InPut/OutPut (BIO) Complete. The
completion of a requested conversion (A/D, D/A, synchro-to-digital) or
of requested BIO shall initiate a level "3" interrupt, either of which
may be inhibited under program control by masking the appropriate control
bit .
3.5.2.3 Channel Status.  The CIU shall generate a channel status word .
(CSW) such as will identify the status of all CIU 1/0 channels as well as
for BITE. The channel status word shall be readable and independently
resettable under program control.  ARBS channels shall be assigned bits
within the CSW as shown in Table V.
ARBS CSW Bit Assignments
Table V.
.
--n/Out "1/"
I
I/0 Tag(Hex)
Device
Channel
CSW Bit
1
1A
out
0000
Heads-Up Display (HUD)
2
out
lB
0001
ARBS Control-Indicator
2
out
3
0002
Flight Recorder
4
out
3
0003
Dual-Mode Tracker (DMT)
5
4
In
0004
Dual-Mode Tracker
6
5A
0005
In
ARBS Control-Indicator
7
5B
0006
In
HUD Control-Processor
8
6
0008
out
Growth Spare
9
7
In
Growth Spare
0009
NOTES :
With reference to the CIU.
1.
3.5.2.4 50-kHz Serial Input/Output Charnel. The CIU shall provide
50-kHz serial 1/0 channels allocated as defined in 3.4.1. The characteristics
of the 50-kHz serial I/0 channels shall be as defined in Sec 3.4.1.4.1.
.
3.5.2.4.1 Buffered I/0 Transfers.  During the Buffered I/0 (BIO) service
operation three words of data will be transferred between the DCC and CIU.
The first work shall be the I/0 tag identifying the serial channel which
is requesting service, as shown in Table IV.
3.5.2.4.2 Transfer to DC.  For BIO data transfers to the DC the next
two words shall be address and data received from the serial device. The
address shall consist of an 8-bit address and 4 flag bits which are assigned
as follows for the word transfer to the DC.
Bits 0 -3
Don't Care
Serial Address Parity Error-(1 = Error)
Bit 4
Bit 5
Serial Data Parity Error (1 = Error)
Bit 6
Serial Data Validity Bit (Bit = 1)
Bit 7
Serial Address Bit 19 (Bit = 0)
Bit 8
Serial Address Bit 18
Bit 9
Serial Address Bit 17
Bit 10
Serial Address Bit 16
-41-

Privacy Statement - Press Release - Copyright Information. - Contact Us

Integrated Publishing, Inc. - A (SDVOSB) Service Disabled Veteran Owned Small Business