 |
|||
|
|
|||
| ||||||||||
|
|  MIL-D-81347C(AS)
Instruction Execution
3.5.4.4.4.2.1
The Drum Controller shall contain the logic necessary for exe-
cution of the following set of instructions for the computer:
(1)
Write
(2)
Read
(3)
Master Clear
(4)
Read/Write Terminate
(5)
status
(6)
Memory Protect
(7)
Test
Data Block Length
3.5.4.4.4.2.2
The Drum Controller shall provide the capability for writing
or reading data from any continuous set of memory addresses where the data block size may be any
number from 1 to 393,215 words.
Data Buffers
3.5.4.4.4.2.3
The Drum Controller shall contain dual 32 word data buffers for
the purpose of accommodating the differences in data rates and timing between the Computer and the
Magnetic Drum Memory.
3.5.4.4.4.2.4
Parity
The Drum Controller shall generate parity bits for each data
word received from the Computer. During write operations, the parity shall be checked as the data
leaves the buffers and as it enters the Magnetic Drum Memory. During read operations, the parity
shall be checked as the data is received from the Magnetic Drum Memory and as it leaves the buffers.
Status
3.5.4.4.4.2.5
The Drum Controller shall detect and retain data pertinent to
the status of the Magnetic Drum Memory and conditions internal to the Drum Controller and provide a
status word to the computer for each operational instruction executed by the Drum Controller.
Following Power Turn On, System Initialization, or an Instruc-
tion Status Interrupt indicating Clock Error, Track Select Error, Power Fault, Speed Error, or Clock
Loss, no EFR shall be sent to the Computer until a No Error Status condition is detected on the Clock
Error, Track Select Error, Power Fault, Speed Error, and Clock Loss Signal Lines. A Drum Error
signal is defined as the logic "OR" of the Clock Error, Speed Error, Track Select Error, Power Fault,
Temperature Error, and Clock Loss Error Signals. This signal shall be monitored and, when it
changes from no error to error, an interrupt to the Computer with the instruction status word shall be
generated at a time when the Drum Controller is not actively executing an instruction.
260
|
|
Privacy Statement - Press Release - Copyright Information. - Contact Us |
Click
here for thousands of PDF manuals