Click here to make tpub.com your Home Page

Page Title: Control interface signals.
Back | Up | Next

Click here for thousands of PDF manuals

Google


Web
www.tpub.com

Home

   
Information Categories
.... Administration
Advancement
Aerographer
Automotive
Aviation
Construction
Diving
Draftsman
Engineering
Electronics
Food and Cooking
Logistics
Math
Medical
Music
Nuclear Fundamentals
Photography
Religion
   
   

 




img
i
i
MIL-F-48673
(AR)
AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)
.
AsTM_D3951 "  Standard Practice for Commercial Packing
TECHNICAL MANUAL
TM9-4931-375-13&P
2.3 Order of Precedence.  In the event of a conflict between
the text of this specification and the references cited herein, the
!
text of this specification shall take precedence.
REQUIREMENTS
3.
3.1 Definition.  The Test Set shall provide control of the FCC
processor, input/output testing of the FCC, and disPlaY of the test
results.  The Test Set shall determine the operability status of the
FCC under test and provide fault detection and isolation of an FCC
failure to a Shop Replaceable Unit (SRU).   The TeSt set shall  have  a
self test capability.
..
3.2 Characteristics.
3.2.1 Performance.  The Test Set shall provide a control and
display panel for operator interface to perform the,FCC diagnostics.
The Test Set shall provide input/output stimulation via direct
interface and wrap-around cables (connecting FCC digital and analog
outputs to inputs), a 400 Hz reference signal source, and resident
diagnostic software.  An instruction manual, TM-9-4931-375-13, will
also be employed by the operator to achieve fault isolation.  The
Test Set shall provide the operator with a minimum probability of
95% of detecting and isolating an FCC Failure to the Shop Replaceable
Unit.  Self test of the Test Set shall provide validation of all
controls, displays, and resident FCC diagnostic software (via
check-sum techniques) with a minimum probability of 80%.
3.2.2 Interface definition.
3.2.2.1 Control interface signals.  The Test Set shall have
access to the following computer signal lines to activate the TEST
RESULTS display and control diagnostic program, as well as test mode
and selection.
a.   ZB B u s  16 bit interval Central Processing Unit (CPU)
bus, switches at computer clock rate 3.36 MHz, carries output data
word during output instruction execution and memory references.
)
3

Privacy Statement - Press Release - Copyright Information. - Contact Us

Integrated Publishing, Inc. - A (SDVOSB) Service Disabled Veteran Owned Small Business