 |
|||
|
Page Title:
Table 3. Group A inspection for device type 06-cont. |
|
||
| ||||||||||
|
|  MIL-M-38510/245B
1/ Pins not designated may be high level logic or low level logic. Exceptions are as follows: VIC(pos) test, the VSS
terminal shall be open, or if tester limitations prevent open, the GND condition is permitted; VIC(neg) tests, the VDD
terminal shall be open; IDD test, the output terminal shall be open.
2/ Contents of addressed cell shall be data 0, IOL = 2 mA for VOL measurements, or VOL = 0.4 V for IOL
measurements.
3/ Contents of addressed cell shall be data 1, IOH = -1 mA for VOH measurements, or VOH = 4.35 V for IOH
measurements.
4/ The device manufacturer may, at his option, measure IIL and IIH at +25C for each individual input or measure all
inputs together.
5/ Fill memory with checkerboard data pattern.
6/ Fill memory with 1's.
7/ Fill memory with 0's.
8/ See 4.4.1c.
9/ Power down test (PWRDWN) terminal conditions shall be as follows:
a. Use load specified on figure 3.
b. The power down test shall be performed as follows:
(1) Power up RAM to full functional voltage.
(2) Write topologically true checkboard pattern into RAM memory array.
(3) Reduce VDD to required voltage. All device inputs shall be reduced along with VDD, exercising special care
to avoid latch-up.
(4) Maintain RAM at reduced voltage.
(5) Measure the leakage current during this period.
(6) Raise VDD to full functional voltage.
(7) Verify RAM contents to be unchanged from pattern written in (2) above.
(8) Repeat steps (1) through (6) using the inverse checkerboard pattern.
10/ Functional test terminal conditions shall be as follows:
a.
Use timing parameter and limits specified on figure 5.
b.
Use several patterns (see appendix).
c.
Use load specified on figure 3.
d.
VDD per appropriate type, see table III; VIL = VSS; VIH = VDD.
11/ Timing test terminal conditions shall be as follows:
a.
Use timing parameter and limits specified on figure 5.
b.
Use pattern of choice.
c.
Use load specified on figure 3.
VDD per appropriate type, see table III; VIL = VSS; VIH = VDD.
d.
12/ Operating current test (IDDOP) terminal conditions shall be as follows:
a. Period = 1 s using a write cycle loop during measurement.
b. Use topologically true checkerboard pattern (see appendix).
c. VIL = 0 V; VIH = 5.5 V for device types 01 to 04, VIH = 5.25 V for device types 05 and 06.
13/ Inverse checkerboard data pattern.
14/ Guaranteed but not tested.
67
|
|
Privacy Statement - Press Release - Copyright Information. - Contact Us |
Click
here for thousands of PDF manuals