|
| MIL-T-63520(AR)
3.8.5.1 Turret time delay. With 28.0 Vdc applied to Pin J1-F, zero +0.5
Vdc shall appear at Pin J1-J when the input power on Pins J1-C and J1-G is
removed. Twenty-eight + O.5 Vdc shall appear at Pin J1-J within 4.0 +0.0 -1.8
seconds after application of the specified input power at Pins J1-C and J1-G.
A failure of the regulated 28 Vdc circuit also causes zero + O.5 Vdc to appear
at Pin J1-J.
3.8.5.2 Ready-to-fire indication. The presence of a constant 0.7 +0.7
Vdc at Pin J3-T indicates that the firing circuits are enabled. A pulse
train at Pin J3-T, having the following characteristics, indicates the Gun
Control Assembly firing circuits are disabled.
a. 25 +5 Vdc for 200 + 100 milliseconds (ms)
b. 0.7 + 0.7 Vdc for 175 + 100 ms
c. A total period between pulses of 375 + 100 ms
A steady "low" voltage occurs on Pin J3-T when all normal input signal levels,
as defined in Table V, have been applied. When one or more of the input
signals is abnormal, a pulsating output voltage shall occur at Pin J3-T.
Table V. Logic Inputs
Signal
Normal
Connector
Abnormal
Pin
Vdc
Vdc
Azimuth Error
J3-N
>10
<5
Elevation Error
>10
J3-X
<5
Up Limit
>10
J3-V
<5
Down Limit
>10
J3-U
<5
Right Limit
J3-P
>10
<5
Left Limit
>10
J3-W
<5
Rocket Lockout
J1-E
<2
>10
12
|
Privacy Statement - Press Release - Copyright Information. - Contact Us |