Click here to make tpub.com your Home Page

Page Title: Memory Protect Function
Back | Up | Next

Click here for thousands of PDF manuals

Google


Web
www.tpub.com

Home

   
Information Categories
.... Administration
Advancement
Aerographer
Automotive
Aviation
Construction
Diving
Draftsman
Engineering
Electronics
Food and Cooking
Logistics
Math
Medical
Music
Nuclear Fundamentals
Photography
Religion
   
   

 




img
MIL-D-81347C(AS)
(2) The Drum Controller shall place a logic 0 on the EFR line
and check the instruction code of the word received from the computer.
(3) The Drum Controller shall place the requested status word
on the data lines and a logic 1 on the Interrupt line to the computer.
(4) When the computer acknowledges the Interrupt, the Drum
Controller shall reset the Interrupt line and place a logic 1 on the EFR line to the computer.
3.5.4.4.4.4.10
Memory Protect Function
The Drum Controller shall provide the capability to protect any
combination of equal sized segments of the drum. Each section shall correspond to 32,768 consecutive
addresses. It shall be possible to activate the protect features by means of both switches on the
Control Panel or by means of a computer instruction.
The Memory Protect Function shall have the following features:
(1) when power is turned on or when complete DAMS initiali-
zation takes place, the Memory Protect Register shall be placed in the protect state (logic 1).
(2) When a switch is placed in the protected position, the cor-
responding register flip flop shall go to the protect (logic 1) state and remain there regardless of
computer command.
(3) When a switch is place in the unprotected position, the
corresponding register flip flop shall either be reset or set by the computer command.
(4) Switch 1 corresponds to the lowest 32,768 address codes.
Switches 2 through 12 correspond to consecutive higher address groups with switch 12 corresponding
to the highest 32,768 legal data addresses.
The Memory Protect Instruction operation sequence shall
be as follows:
(1) The computer Ucknowledges the EFR and sends the Memory
Protect Instruction Code.
(2) The Drum Controller shall place a logic 0 on the EFR line,
check the instruction code, and clock the instruction memory protect bits to the Memory Protect
Register.
(3) The Instruction Status word shall be placed on the data
lines and a logic 1 shall be placed on the Interrupt line to the computer.
(4) When the computer acknowledges the Interrupt, the Drum
Controller shall reset the Interrupt line and place a logic 1 on the EFR line to the computer.
Test Function
3.5.4.4.4.4.11
The DAMS shall have provisions for performing automatic and
manual testing in order to meet the test requirements of this specification.
Manual testing shall be accomplished by using the features of
the Maintenance Control Panel. There shall be two manual test modes with purposes as follows:
(1) Verify Mode shall be used in order to verify the data and
control communication paths between the computer and the DAMS.
284

Privacy Statement - Press Release - Copyright Information. - Contact Us

Integrated Publishing, Inc. - A (SDVOSB) Service Disabled Veteran Owned Small Business